Erratum to Planar adaptive network-on-chip supporting deadlock-free and efficient tree-based multicast routing method Microprocessors and Microsystems (2012) 449-461
نویسندگان
چکیده
a Technische Universität Darmstadt, Fachbereich Elektrotechnik und Informationstechnik, Research Group on Microelectronic Systems, Merckstr. 25, D-64283 Darmstadt, Germany b Fraunhofer Institute LBF, LOEWE-Zentrum AdRIA, Bartningstr. 53, D-64289 Darmstadt, Germany Universitas Hasanuddin, Jurusan Teknik Elektro, Jl. Perintis Kemerdekaan Km. 10, Makassar 90245, Indonesia d Tallin University of Technology, Department of Computer Engineering, Dependable Embedded Systems Group, Raja 15, 12618 Tallinn, Estonia
منابع مشابه
Power-efficient deterministic and adaptive routing in torus networks-on-chip
Modern SoC architectures use NoCs for high-speed inter-IP communication. For NoC architectures, highperformance efficient routing algorithms with low power consumption are essential for real-time applications. NoCs with mesh and torus interconnection topologies are now popular due to their simple structures. A torus NoC is very similar to the mesh NoC, but has rather smaller diameter. For a rou...
متن کاملPlanar Adaptive Router Microarchitecture for Tree-Based Multicast Network-on-Chip
Adaptive tree-based multicast routings for networks-on-chip (NoC) in a mesh planar router architecture are presented in this paper. Multicast packets are routed and scheduled in the NoC using a local Identity-based multiplexing technique with wormhole switching. The identity-tag attached to every flit allows different flits of different packets to be mixed in the same queue and enables to imple...
متن کاملCAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملDRTL: A heat-balanced deadlock-free routing algorithm for 3D topology network-on-chip
Heat balance is of critical importance on the design of network-on-chip (NoC). In a 3D topology NoC, routing algorithm should take considerations of each layer’s peak temperature and traffic to prolong chip’s service life. In this paper, we propose a heat-balanced, deadlock-free routing algorithm named Direct Ratio Transport Layer (DRTL). DRTL distributes and arranges traffics according to the ...
متن کاملCongestion estimation of router input ports in Network-on-Chip for efficient virtual allocation
Effective and congestion-aware routing is vital to the performance of network-on-chip. The efficient routing algorithm undoubtedly relies on the considered selection strategy. If the routing function returns a number of more than one permissible output ports, a selection function is exploited to choose the best output port to reduce packets latency. In this paper, we introduce a new selection s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Microprocessors and Microsystems - Embedded Hardware Design
دوره 36 شماره
صفحات -
تاریخ انتشار 2012